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Abstract— This paper presents a novel asynchronous archi-
tecture of Field-programmable gate arrays (FPGAs) to reduce
the power consumption. In the dynamic power consumption of
the conventional FPGAs, the power consumed by the switch
blocks and clock distribution is dominant since FPGAs have
complex switch blocks and the large number of registers for
high programmability. To reduce the power consumption of
switch blocks and clock distribution, asynchronous bit-serial
architecture is proposed. To ensure the correct operation inde-
pendent of data-path lengths, we use the level-encoded dual-
rail encoding and propose its area-efficient implementation. The
proposed field-programmable VLSI is implemented in a 90nm
CMOS technology. The delay and the power consumption of the
proposed FPVLSI are respectively 61% and 58% of those of 4-
phase dual-rail encoding which is the most common encoding in
delay sensitive encoding.
I. INTRODUCTION
Field-programmable gate arrays (FPGAs) are widely used
to implement special-purpose processors. FPGAs are cost-
effective for small-lot production and flexible because func-
tions and interconnections of logic resources can be directly
programmed by end users. Despite their design cost advantage,
FPGAs impose large power consumption overhead compared
to custom silicon alternatives [1]. The overhead increases
packaging costs and limits integrations of FPGAs into portable
devices.
One efficient way for low power is asynchronous architec-
ture, where timing is managed locally (as opposed to globally
with a clock system as in synchronous architecture). Asyn-
chronous design can reduce power consumption by avoiding
two of the problems of synchronous design:
• all parts of a synchronous design are clocked, even if they
perform no useful function;
• the clock line itself is a heavy load, requiring large
drivers, and a significant amount of power is wasted just
in driving the clock line.
There are synchronous solutions to these problems such as
clock-gating. However, the solutions are complex and the
problems can often be avoided with no extra effort or com-
plexity when asynchronous design.
Recently, asynchronous architecture is employed in mi-
croprocessors such as ARM and some ASICs for mobile
applications. In such custom VLSIs, bundled-data encoding is
adapted because of its small hardware overhead. The bundled-
data encoding requires the explicit insertion of delay in a
control-signal wire to ensure that a request is never received
before the bundled data value is valid. However, the bundled-
data encoding is not suitable for reconfigurable VLSIs such as
FPGAs since it is sensitive to variations of data-path delays.
To ensure the correct operation independent of data-path
lengths, we use the level-encoded dual-rail encoding and
propose its area-efficient implementation. As long as we know,
this is the first implementation of a FPGA based on the LEDR
encoding.
This paper presents a novel asynchronous architecture of
Field-programmable gate arrays (FPGAs) to reduce the power
consumption. In the dynamic power consumption of the
conventional FPGAs, the power consumed by the switch
blocks and clock distribution is dominant since FPGAs have
complex switch blocks and the large number of registers for
high programmability. To reduce the power consumption of
switch blocks and clock distribution, asynchronous bit-serial
architecture is proposed. To reduce the overhead of the LEDR
encoding, it is combined with the bit-serial architecture which
minimizes the complexity of switch blocks.
II. ARCHITECTURE
A. Fine-grained pipelining bit-serial architecture
As shown in Fig. 1, the FPVLSI consists of a mesh-
connected cellular array based on a bit-serial architecture
to reduce the complexity of the switch block. As described
below, we emply dual-rail encoding which is sutable for
reconfigurable VLSIs. Hence, bit-serial architecture requires 3
wires: 2 for a data value and request, 1 for acknowledge. Each
cell is connected to only four adjacent cells, and the number
of programmable switches is reduced in comparison with the
typical FPGA. The specification of the functionality of a logic
block provides a great impact on the complexity of the switch
block, the area of the logic block, and the delay of the logic
block. The higher functionality of the logic block requires
the larger number of inputs and outputs of a logic block.
This increases the complexity of the switch block. On the
other hand, the higher functionality of the logic block reduces
the number of the logic blocks required for implementing a
target function, and reduces the total delay. Based on this
observation, the functionalities of the fine-grain logic block
are specified as follows.
• 1-bit addition with carry storage.
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Fig. 1. Overall architecture.
Fig. 2. Block diagram of the logic block.
• Arbitrary logic function of two inputs.
• 1-bit storage.
The specification allows to perform a bit-serial addition on a
single cell without carry ripple, and the high functionality can
be achieved with the minimum number of inputs and outputs
of the logic block. This results in further reduction of intercon-
nection complexity. Figure 2 shows the block diagram of the
logic block. In the case of a single context, the performance
of the synchronous fine-grained bit-serial architecture is more
than two times higher than that of the conventional FPGA
architecture under a constraint of the same chip area[2].
B. Asynchronous architecture based on LEDR encoding
Asynchronous encoding schemes are classified into
• Bundled-data encoding
• Delay insensitive encoding (usulally dual-rail encoding)
Figure 3 shows the overall architecture for the bundled-data
encoding. The bundled-data encoding splits request and value
into separate wires. The value is encoded as in a synchronous
circuit using N wires to denot a N -bit number, and request is
encoded using a dedicated request wire denoted by REQ. The
bundled-data encoding requires the explicit insertion of delay
in the request wire(denoted by REQ) to ensure that a request is
never received before the bundled value is valid. The bundled-
data encoding is the most frequently-used way in ASICs since
its hardware overhead is relatively small. This is because the
REQ wire is shared among all the N value wires. Hence,
to transfer an N -bit value, only N + 2 wires are required.
Fig. 3. Bundled-data encoding for N -bit data.
Fig. 4. Dual-rail encoding for N -bit data.
The major disadvantage is that it requires the constraint of the
delay length. If the data path is fixed in advance, it is relatively
easy to meet the constraint by optimizing layouts of wires. On
the other hand, in reconfiguralble VLSIs such as FPGAs, it is
not easy to always meet the constraint since the data path is
programmable.
The delay insensitive encoding makes value implicit in the
request and no delay insertion is therefore required. Hence, the
delay insensitive encoding is the ideal one for reconfigurable
VLSIs. The most common delay insensitive encoding is dual-
rail encoding. Figure 4 shows the overall architecture for
dual-rail encoding. The dual-rail encoding uses two request
wires to send a single bit of data. Hence, to transfer an N -
bit value, 2N + 1 wires are required. The disadvantage of
the dual-rail encoding is the large hardware overhead since
it requires as twice wires as the synchronous manner. The
bit-serial architecture described in the previous section is one
most efficient way of reducing the hardware overhead of wires
because of its inherent wire overhead.
There are two major methods for dual-rail encoding:
• 4-phase dual-rail encoding
• Level encoded 2-phase dual-rail encoding(LEDR)
Figure 5 shows the code table of the 4-phase dual-rail encod-
ing, which is the most common one in the dual-rail encoding.
Figure 6 shows the example where data values 0, 0 and 1 are
transferred. The main feature is that the sender sends spacer
(0, 0) after a data value. The receiver knows the arrival of a
data value by detecting the change of either bit: 0 to 1. The
drawback of the 4-phase dual-rail encoding is low throughput
because of insertion of spacers.
The LEDR encoding enhances the throughput of the delay
insensitive encoding[3]. Figure 7 shows the code table of the
LEDR encoding. Note that each data value has two types of
code words with different phases. For example, data value 0
is encoded as (0, 0) in phase 0 and (0, 1) in phase 1. The code
word consists of V (Value bit) and R(Redundant bit). The value
V is encoded as in a synchronous circuit. The redundant bit
R is defined by EXOR-ing V and Phase so that R includes
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Fig. 5. Code table of the 4-phase dual-rail encoding.
Fig. 6. Example of 4-phase dual-rail encoding.
Fig. 7. Dual-rail encoding with 2-phase signaling.
Fig. 8. Example of LEDR encoding.
the information on Phase and consecutive code words get
different only by hamming distance 1. Figure 8 shows the
example where data values 0, 0 and 1 are transferred. The
main feature is that the sender sends data values alternately in
phase 0 and phase 1. The receiver knows the arrival of a data
value by detecting the change of phase, and data values are
continuously transferred between the sender and the receiver
without any break. The throughput is doubled in an ideal
case in comparison with the 4-phase dual-rail encoding. The
drawback of the LEDR encoding is that it requires slightly
complex hardware to support the high throughput.
In the follwing, we describe the area-efficient implementa-
tion of the FPVLSI for the LEDR encoding. For the LEDR-
based FPVLSI, the major consern is desiging the compact
LUT. Figure 9 shows the conventional multiplexer-based LUT
for the LEDR, where only Vout is illustrated, and another LUT
is necessary to obtain Rout. Based on two 2-bit input (Va, Ra)
and (Vb, Rb), Vout is determined. The previous output is kept
by the feed back loop if the the combination of the inputs is
invalid. For example, the combination of inputs with different
phases is invalid. To make a correct output for such invalid
combination of inputs, the number of multiplexers becomes
large. In the LUT for Vout, 8 memory bits and 8 fed-back bits
are used as inputs of the multiplexer-tree.
Fig. 9. The multiplexer-based LUT for the LEDR encoding (Only Vout is
illustrated).
Fig. 10. LUT for the LEDR encoding based on hybrid of decoders and
multiplexers.
To solve this problem, the LUT based on a hybrid of
decorders and mutiplexers is proposd. Figure 10 shows the
block diagram of the proposed LUT, which consists of 4 sub-
modules. Each sub-module consists of a decorder, a multi-
plexer and a memory bit. The memory bit Mmn is used to
make the output for Va = m and Vb = n. Figure 11 shows
the detailed structure of a sub-module. If the combination of
inputs is invalid, the output of a sub-module becomes Hi-z
according to the outputs of the decoder, and the latch output
is not changed. Otherwise, a sub-module outputs the data value
according to the value of the memory bit Mmn.
III. EVALUATION
The asynchronous FPVLSI is fabricated in a 90nm CMOS
process. Figure 12 and Table I show the micro-photograph and
the features of the FPVLSI, respectively. The chip includes 600
cells on 1.5mm×0.75mm area.
Technology 90nm CMOS
Supply voltage 1V
Area 1.5mm × 1.5mm (Core)
Cell size 30 μm × 46μm
Number of cells 20 × 30
TABLE I
FEATURES OF THE FPVLSI.
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Fig. 11. Detailed structure of the sub-module of the LUT.
Fig. 12. Chip micro-photograph of the FPVLSI.




Delay of a cell 0.90ns 0.55ns
Power consump-




COMPARISON RESULT BETWEEN THE FPVLSI AND 2-RAIL AND A
4-PHASE ASYNCHRONOUS FPGA.
Table II shows the comparison between the FPVLSI based
on LEDR and the FPGA based on the 4-phase dual-rail
encoding. The number of transistors per cell of the FPVLSI
is only by 13% larger than that of the 2-rail and 4-phase
encoding. The delay of a cell and the power consumption per
data set are respectively reduced to 61% and 58%.
IV. CONCLUSION
We proposed the FPVLSI based on a asynchronous fine-
grained pipelining architecture. The key technologies are the
LEDR encoding to enhance the performance, and its area-
efficient circuits . The asynchronous FPGA has a great po-
tential for low power. The asynchronous architecture is very
suitalble for fine-grained power gating since the data word
includes information on whether the block is used or not.
Therefore, the power gating control is easily achived using the
information. On the other hand, in the synchronous FPGA, the
fine-grained power gating may be impractical since it requires
significant overhead of control circuits. The asynchronous
FPVLSI with fine-grained power gating is now undergoing.
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